peeterjoot.wordpress.com
Intel memory ordering, fence instructions, and atomic operations.
[Click here for a PDF of this post with nicer formatting] Motivation. In my recent post about memory barriers and atomics(or the PDF version here), I stated a number of times that x86 (or x86-64) w…